基本信息
浏览量:70
职业迁徙
个人简介
Now I'm a grown up and I work for Altera as a design engineer. At Altera, I work on timing modeling.
My work/research is focused on field-programmable gate arrays (FPGAs). These are pre-fabricated programmable integrated circuits that are used in a wide variety of applications from large HDTV's to the machines that make up the backbone of the internet to some of the stuff they shoot up into space.
At work, I help make the software that allows you to use these chips. Specifically, I work on understanding and modeling the performance of my company's FPGAs within the Quartus II software that is used to make designs on Altera's FPGAs
In graduate school, my research focused on improving FPGAs by better understanding their limitations relative to one of their main competitors, application-specific integrated circuits (ASICs). One useful contribution from this work was that we actually measured the differences between FPGAs and ASICs in greater detail than had been done in the past. I also developed automated tools to help with things like transistor sizing to enable the exploration of trade-offs between cost and performance. During my Masters, I also used and developed automated tools to automatically design and layout an FPGA that was fabricated in 0.18 um CMOS. My supervisor for both my Master's and PhD was Jonathan Rose.
My work/research is focused on field-programmable gate arrays (FPGAs). These are pre-fabricated programmable integrated circuits that are used in a wide variety of applications from large HDTV's to the machines that make up the backbone of the internet to some of the stuff they shoot up into space.
At work, I help make the software that allows you to use these chips. Specifically, I work on understanding and modeling the performance of my company's FPGAs within the Quartus II software that is used to make designs on Altera's FPGAs
In graduate school, my research focused on improving FPGAs by better understanding their limitations relative to one of their main competitors, application-specific integrated circuits (ASICs). One useful contribution from this work was that we actually measured the differences between FPGAs and ASICs in greater detail than had been done in the past. I also developed automated tools to help with things like transistor sizing to enable the exploration of trade-offs between cost and performance. During my Masters, I also used and developed automated tools to automatically design and layout an FPGA that was fabricated in 0.18 um CMOS. My supervisor for both my Master's and PhD was Jonathan Rose.
研究兴趣
论文共 24 篇作者统计合作学者相似作者
按年份排序按引用量排序主题筛选期刊级别筛选合作者筛选合作机构筛选
时间
引用量
主题
期刊级别
合作者
合作机构
mag(2015)
引用23浏览0引用
23
0
IEEE Transactions on Very Large Scale Integration (VLSI) Systemsno. 1 (2011): 71-84
Quantifying and Exploring the Gap Between FPGAs and ASICspp.127-131, (2010)
Proceedings of the ACM/SIGDA international symposium on Field programmable gate arraysno. 4 (2009): 133-142
Quantifying and Exploring the Gap Between FPGAs and ASICspp.1-180, (2009)
引用61浏览0EI引用
61
0
QUANTIFYING AND EXPLORING THE GAP BETWEEN FPGAS AND ASICSpp.27-62, (2009)
QUANTIFYING AND EXPLORING THE GAP BETWEEN FPGAS AND ASICSpp.63-90, (2009)
QUANTIFYING AND EXPLORING THE GAP BETWEEN FPGAS AND ASICSpp.103-125, (2009)
QUANTIFYING AND EXPLORING THE GAP BETWEEN FPGAS AND ASICSpp.127-131, (2009)
加载更多
作者统计
合作学者
合作机构
D-Core
- 合作者
- 学生
- 导师
数据免责声明
页面数据均来自互联网公开来源、合作出版商和通过AI技术自动分析结果,我们不对页面数据的有效性、准确性、正确性、可靠性、完整性和及时性做出任何承诺和保证。若有疑问,可以通过电子邮件方式联系我们:report@aminer.cn