A 22nm dynamically adaptive clock distribution for voltage droop tolerance
VLSIC（2012）
关键词
clock distribution networks,microprocessor chips,all-digital dynamically adaptive clock distribution,energy efficiency,energy reductions,high-frequency supply voltage droop,microprocessor performance,silicon measurements,simultaneous throughput gains,size 22 mm,voltage 0.6 V,voltage droop tolerance,
AI 理解论文
溯源树
样例
生成溯源树，研究论文发展脉络
Chat Paper
正在生成论文摘要