Reducing power in high-performance microprocessors

San Francisco, CA, USA(1998)

引用 531|浏览0
暂无评分
摘要
Power consumption has become one of the biggest challenges in high-performance microprocessor design. The rapid increase in the complexity and speed of each new CPU generation is outstripping the benefits of voltage reduction and feature size scaling. Designers are thus continuously challenged to come up with innovative ways to reduce power, while trying to meet all the other constraints imposed on the design. This paper presents an overview of the issues related to power consumption in the context of Intel CPUs. The main trends that are driving the increased focus on design for low power are described. System and benchmarking issues, and sources of power consumption in a high-performance CPU are briefly described. Techniques that have been tried on real designs in the past are described. The role of CAD tools and their limitations in this domain will also be discussed. In addition, areas that need increased research focus in the future are also pointed out.
更多
查看译文
关键词
research focus,pla-style logic blocks,low power,programmable logic devices,cad tool,real design,high-performance microprocessors,intel cpus,high-performance microprocessor design,increased focus,power consumption,high-performance cpu,technology mapping,new cpu generation,geometry,design automation,programmable logic device,power generation,voltage,circuits,space technology,benchmarking
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要